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High-Performance Chips With Reliable Diamond Heat Spreaders
ABSTRACT
An important bottleneck in heat transfer, and hence in the delivery of high performance
computing, is the resistance at the chip-coolant junction. An on-chip diamond heat spreader
(with high thermal conductivity) can potentially spread heat across the silicon and rapidly
transfer heat to the heat sink. This disclosure describes techniques to provide diamond heat
spreaders as tiles or mosaics pieced together over an underlying silicon chip. By thus
implementing a diamond heat spreader in the form of tiles, the techniques leverage the excellent
thermal properties of diamond while resolving the assembly and reliability issues that heretofore
existed with it. The techniques are suitable for use in high performance silicon chips, e.g., used
in artificial intelligence or machine learning applications.
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BACKGROUND
The rapid growth in the speed and complexity of high-performance silicon chips (HPC),
e.g., used for applications such as artificial intelligence and machine learning, translates to very
high densities of power consumption and dissipation. Even with effective cooling techniques
such as liquid cooling, the cost to cool such chips continues to increase, moving towards the
unsustainable.
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An important bottleneck in heat transfer, and hence in the delivery of HPC, is the
resistance at the chip-coolant junction. The reliability and process challenges with chip-level
techniques to lower the resistance to heat transfer are detailed below.

Fig. 1: A schematic of a typical chip assembly
Fig. 1 illustrates a schematic of a typical chip assembly. A first bottleneck in preventing
heat from leaving the chip is the thermal interface material (TIM). The TIM is typically a grease
or other metal-infused polymer. Because the heat-generating transistors are at the end of the chip
away from the heat sink (or cold plate), the second bottleneck is the chip itself. The thickness of
the chip traps heat inside the active transistor area.
At 1200-2000 W/mK, the thermal conductivity of a diamond is 10-20 times the thermal
conductivity of silicon (100 W/mK). An on-chip diamond heat spreader can therefore potentially
spread heat across the silicon and rapidly transfer heat to the TIM and to the heat sink. The cost
of a single-crystal diamond has dropped significantly in recent times. While the on-chip diamond
heat spreader is thermally effective and is increasingly cost-effective, it has not been
implemented for several reasons relating to assembly and reliability, as detailed in Table 1.
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Category

Description of problem
Bonding diamond on a chip requires the entire wafer to be extremely flat,
e.g., flat to within a nanometer, which is difficult to guarantee.

Assembly

A defect inadvertently introduced during diamond deposition can result in
the loss of an entire wafer, which is expensive. Diamond deposition on the
entire wafer is thus financially risky.
Being one of the hardest materials on the planet, dicing a diamond is difficult.
The coefficient of thermal expansion (CTE) of diamond is 1 ppm/K, while that
of silicon is 2-3 ppm/K. This difference in CTE can cause stresses in the silicon
die.

Reliability

The modulus of diamond is ten times that of silicon. While this makes it one
of the hardest materials on the planet, the modulus mismatch with silicon
results in high die stress and makes it difficult to ensure reliability and
robustness of the chip.
In addition to increasing stresses within the chip, the difference in CTE and
modulus between diamond and silicon results in increased warpage during
board-level assembly, which can negatively impact the bond-line thickness of
the TIM.

Table 1: The present difficulties in assembly and reliability of the diamond heat spreader
Techniques such as thinning the chip, increasing its thermal conductivity, immersion
cooling, multiphase cooling, etc. can improve heat transfer, but these techniques don’t have the
potential of diamond heat spreaders.
DESCRIPTION
This disclosure describes techniques to provide the diamond heat spreader as tiles or
mosaics pieced together over the underlying silicon chip. This stands in contrast to implementing
a monolithic (contiguous in structure) diamond spreader of dimensions equal to the underlying
silicon chip. By thus implementing a diamond heat spreader in the form of tiles, the techniques
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leverage the excellent thermal properties of diamond while addressing assembly and reliability
issues.

(a)

(b)

(c)

Fig. 2: On-chip diamond heat-spreaders, implemented as tiles
Fig. 2 illustrates examples of tile-based, on-chip, diamond heat-spreaders. The diamond
tiles can have silicon oxide and/or nitride deposition on one or both sides to enable silicon-todiamond bonding. The silicon oxide or nitride layer also serves as a sacrificial layer for
planarization needs. In another option, a diamond can be fully attached to the silicon with a
liquid TIM.

Fig. 3: Differing thicknesses of diamond tiles, with height differences absorbed by a
common TIM
Fig. 3 illustrates in section an implementation of diamond-tile heat spreaders, where the
diamond tiles have differing thicknesses. The height differences between the diamond tiles can
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be absorbed by the common TIM. Differing tile thicknesses can be used to optimize placement,
cost, and cooling.

(a)

(b)

Fig. 4: Combined diamond and silicon heat-spreading tiles: (a) sectional view; (b) top view.
Fig. 4 illustrates the combined use of diamond and silicon heat-spreading tiles. Tiles of
the appropriate material can be used at select, patterned locations on the silicon chip by the use
of a carrier wafer. Heat-spreading tiles made of different materials can be used to optimize heat
transfer, e.g., diamond tiles can advantageously be located at places of high power dissipation.

(a)

(b)

Fig. 5: Silicon carrier wafer with diamond inserts: (a) sectional view; (b) top view.
Fig. 5 illustrates an example implementation of diamond-tile heat-spreaders where the
diamond tiles are inserted within a silicon carrier wafer. The diamond is inserted in regions of
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high power density. The procedure for inserting diamond within a silicon carrier wafer is: thin
down the ASIC; attach the carrier wafer with patterning openings for diamond inserts; and insert
the diamond at selected sites.

Category

Description of solution
Smaller diamond tiles require a correspondingly smaller area of the silicon
wafer to be flat. Nanometer-scale flatness is easier achieved for smaller
silicon areas.

Assembly

Since each diamond tile is separately attached, an inadvertent defect
introduced during assembly does not cause the loss of the entire silicon
wafer.
The small diamond tiles need not cover the wafer saw street, such that
laser dicing can be easily done without cutting through the diamond. Such
dicing is compatible with existing assembly procedures.
The effect of the diamond-silicon CTE mismatch is reduced by dividing the
diamond into small tiles. (This is similar to using tiles of concrete on a road
to prevent cracking.) The tiles of diamond induce lesser strain on the
silicon by virtue of their smaller linear dimensions; the benefits are
especially seen at the corners of the die.

Reliability

The smaller tiles can be optimized in size and location relative to the
center or the corner of the die, thereby mitigating the impact of the
hardness of the diamond.
The use of tiles reduces the impact of warpage, which also reduces the
variation in bond-line thickness of the TIM. The size and the placement of
the tiles can be optimized to ensure that the chip is kept cool at locations
of high power density.

Table 2: Resolution of the difficulties in the assembly and the reliability of the diamond
heat spreader. Compare Table 1.
Table 2 illustrates the resolution of difficulties in the assembly and the reliability of the
diamond heat spreader, as compared to Table 1.
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In this manner, the diamond heat spreader is provided directly in the chip along with a
high-conductivity TIM. The techniques enable the production of a diamond-plated chip, which
paves the way to delivering, at low cooling cost, advanced high-performance chips used, e.g., in
hyper-scale data centers or in other contexts, e.g., for specialized applications such as machine
learning.
CONCLUSION
This disclosure describes techniques to provide diamond heat spreaders as tiles or
mosaics pieced together over an underlying silicon chip. By thus implementing a diamond heat
spreader in the form of tiles, the techniques leverage the excellent thermal properties of diamond
while resolving the assembly and reliability issues that heretofore existed with it. The techniques
are suitable for use in high performance silicon chips, e.g., used in artificial intelligence or
machine learning applications.
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